☐ Search Result - Print Format

< Back to Previous Page

Key: IEEE JNL = IEEE Journal or Magazine, IEE JNL = IEE JNL = IEE Conference, IEEE CNF = IEEE Conference, IEEE STD = IEEE Standard

#### 1. Partially-parallel LDPC decoder based on high-efficiency message-passing algorithm

Shimizu, K.; Ishikawa, T.; Togawa, N.; Ikenaga, T.; Goto, S.; Computer Design, 2005. Proceedings. 2005 International Conference on 2-5 Oct. 2005 Page(s):503 - 510

**IEEE CNF** 

#### 2. A 8-bit MCU design using a four-pipeline architecture

Qing-Lan Lv; Ping Li;

Communications, Circuits and Systems and West Sino Expositions, IEEE 2002 International Conference on

Volume 2, 29 June-1 July 2002 Page(s):1462 - 1465 vol.2

IEEE CNF

#### 3. An architecture for multiresolution, focal, image analysis

Burt, P.J.; van der Wal, G.;

Pattern Recognition, 1990. Proceedings., 10th International Conference on

Volume ii, 16-21 June 1990 Page(s):305 - 311 vol.2

**IEEE CNF** 

#### 4. A triangular systolic array for the discrete-time deconvolution

Hussain, M.G.M.; Jaragh, M.; Circuits and Systems, IEEE Transactions on Volume 36, Issue 4, April 1989 Page(s):622 - 628 IEEE JNL

#### 5. A programmable concurrent video signal processor

Chih-Chin Chen; Chein-Wei Jen; Image Processing, 1996. Proceedings., International Conference on Volume 1, 16-19 Sept. 1996 Page(s):1039 - 1042 vol.2

IEEE CNF

#### Design and implementation of the control structure of the PAPRICA-3 processor

Gregoretti, F.; Intini, F.; Lavagno, L.; Passerone, R.; Reyneri, L.M.; Parallel and Distributed Processing, 1996. PDP '96. Proceedings of the Fourth Euromicro Workshop on 24-26 Jan. 1996 Page(s):290 - 296 IEEE CNF

#### 7. A pyramid-based front-end processor for dynamic vision applications

Burt, P.J.;

Proceedings of the IEEE

Volume 90, Issue 7, July 2002 Page(s):1188 - 1200

IEEE JNL

IEEE CNF

#### 8. Fast Fourier transform processor based on low-power and area-efficient algorithm

Jung-yeol Oh; Myoung-seob Lim; Advanced System Integrated Circuits 2004. Proceedings of 2004 IEEE Asia-Pacific Conference on 4-5 Aug. 2004 Page(s):198 - 201

#### 9. An embedded processor core for consumer appliances with 2.8GFLOPS and 36M polygons/s FPU

Arakawa, F.; Yoshinaga, T.; Hayashi, T.; Kiyoshige, Y.; Okada, T.; Nishibori, M.; Hiraoka, T.; Ozawa, M.; Kodama, T.; Irita, T.; Kamei, T.; Ishikawa, M.; Nitta, Y.; Nishii, O.; Hattori, T.;

Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC. 2004 IEEE International

15-19 Feb. 2004 Page(s):334 - 531 Vol.1

#### 10. High performance single chip dataflow processor

Kuru, G.;

ASIC Conference and Exhibit, 1995., Proceedings of the Eighth Annual IEEE International

18-22 Sept. 1995 Page(s):346 - 349

IEEE CNF

#### 11. The bit-serial systolic back-projection engine (BSSBPE)

Bayford, R.;

Application Specific Array Processors, 1990. Proceedings of the International Conference on

5-7 Sept. 1990 Page(s):43 - 54

IEEE CNF

#### 12. Video composition methods and their semantics

Lin, H.-D.; Messerschmitt, D.G.;

Acoustics, Speech, and Signal Processing, 1991. ICASSP-91., 1991 International Conference on

14-17 April 1991 Page(s):2833 - 2836 vol.4

IEEE CNF

#### 13. An advanced dataflow processor architecture based on a multiple input node concept

Kuru, G.; Deshmukh, R.G.;

Southeastcon '93, Proceedings., IEEE

4-7 April 1993 Page(s):8 p.

IEEE CNF

#### 14. Designing pipeline FFT processor for OFDM (de)modulation

Shousheng He; Torkelson, M.;

Signals, Systems, and Electronics, 1998. ISSSE 98. 1998 URSI International Symposium on

29 Sept.-2 Oct. 1998 Page(s):257 - 262

IEEE CNF

#### 15. A highly efficient AES cipher chip

Chih-Pin Su; Tsung-Fu Lin; Chih-Tsun Huang; Cheng-Wen Wu;

Design Automation Conference, 2003. Proceedings of the ASP-DAC 2003. Asia and South Pacific

21-24 Jan. 2003 Page(s):561 - 562

**IEEE CNF** 



© Copyright 2006 IEEE - All Rights Reserved



Thu, 6 Jul 2006, 1:50:06 PM EST

#### Welcome United States Patent and Trademark Office

☐ Search Session History

BROWSE SEARCH

IEEE XPLORE GUIDE

SUPPORT

Edit an existing query or compose a new query in the Search Query Display.

#### Select a search number (#) to:

- Add a query to the Search Query Display
- Combine search queries using AND, OR, or NOT
- Delete a search
- Run a search

Search (	Query Display	1
Recent	Search Queries	Result
<u>#1</u>	(ku s. <in>au)</in>	11
<u>#2</u>	((efficiency pipeline architecture ) <in>metadata)</in>	
<u>#3</u>	((efficiency pipeline ) <in>metadata)</in>	
<u>#4</u>	((efficiency pipeline ) <in>metadata)</in>	
<u>#5</u>	((efficiency <and> pipeline )<in>metadata)</in></and>	344
<u>#6</u>	((efficiency <and> pipeline architecture )<in>metadata)</in></and>	19
<u>#7</u> .	((efficiency <and> pipeline architecture )<in>metadata)</in></and>	19
#8.	((efficiency <and> pipeline architecture )<in>metadata)</in></and>	19



Help Contact Us Privacy & Security IEEE.org

© Copyright 2006 IEEE – All Rights Reserved

Results 21 - 30 of about 250,000 for pipeline architecture stall. (0.16 seconds)

# sandpile.org -- IA-32 architecture -- Intel P5-core PeMo events

pipeline flushes due to wrong branch prediction, but resolved in WB-stage, occurence ... stall on MMX instruction write to E or M line, duration ... www.sandpile.org/ia32/pemo p5.htm - 22k - Cached - Similar pages

#### [PDF] CMSC 611: Advanced CMSC 611: Advanced Computer Architecture ...

File Format: PDF/Adobe Acrobat - View as HTML

Computer Architecture. Computer Architecture. Pipelining. Pipelining ... Pipeline stall cycles per instruction. Clock cycle unpipelined ...

www.csee.umbc.edu/~olano/611/pipelining2.pdf - Similar pages

### [PDF] CMSC 611: Advanced CMSC 611: Advanced Computer Architecture ...

File Format: PDF/Adobe Acrobat - View as HTML

Computer Architecture. Pipelining & Instruction Level Parallelism ... Pipeline speedup =.

Pipeline depth. 1 + Pipeline stall CPI. =. Pipeline depth ...

www.csee.umbc.edu/~olano/611/pipeline-ilp.pdf - Similar pages

### [PDF] Performance Optimization KB

File Format: PDF/Adobe Acrobat - View as HTML

How to Analyze Pipeline Stalls on 64-Bit Intel® Architecture. Challenge. Identify and

categorize the causes of pipeline stalls for maximum performance on ...

h21007 www2.hp.com/dspp/files/ unprotected/intel/PerfOptKB\_026.pdf - Similar pages

# Amazon.com: Computer **Architecture**: A Quantitative Approach (The ...

Series in Computer Architecture and Design) by David A. Patterson today! ... data hazard stalls, instruction set principles, pipeline stall cycles, ...

www.amazon.com/exec/obidos/ tg/detail/-/1558605967?v=glance - 122k -

Cached - Similar pages

#### [PDF] G22.2243-001 High Performance Computer Architecture Outline ...

File Format: PDF/Adobe Acrobat - View as HTML

High Performance Computer Architecture. Lecture 4. Pipeline Hazards ... Simplest

solution is to stall the pipeline upon detecting a branch ...

www.cs.nyu.edu/courses/fall02/ G22.2243-001/lectures/lect4-4up.pdf - Similar pages

#### Intel® NetBurst™ Architecture - Intel® Software Network

A classic pipeline stall occurs when the code requires a jump. ... the instruction set in the

EPIC architecture used in Intel's Itanium®-based processor was ...

www.intel.com/cd/ids/developer/ asmo-na/eng/44004.htm?page=4 - 23k -

Cached - Similar pages

[ More results from www.intel.com ]

#### [PPT] EECS 252 Graduate Computer Architecture Lec 4 – Issues in Basic ...

File Format: Microsoft Powerpoint - View as HTML

Exceptions may occur at different stages in pipeline (le out of order): ... If any store prior to

load is waiting for its address, stall load. ...

www.cs.berkeley.edu/~culler/courses/ cs252-s05/lectures/cs252s05-lec09-preciseexceptions.ppt - Similar pages

# How to Analyze Memory Accesses on 64-Bit Intel® Architecture

How to Analyze Memory Accesses on 64-Bit Intel® Architecture ... Determine what memory accesses are causing EXE pipeline stalls accumulated by the ...

www.devx.com/Intel/Article/20520 - 29k - Cached - Similar pages

# Technical Note TN2087: PowerPC G5 Performance Primer

These stalls can be addressed by better code scheduling, loop unrolling and software ... Due to the increased number of execution **pipeline** stages and the ... developer.apple.com/technotes/tn/tn2087.html - 35k - Cached - Similar pages

# ■ Gooooooooogle ▶

Result Page: <u>Previous 1 2 3 4 5 6 7 8 9 101112</u> Next

pipeline architecture stall

Search

Search within results | Language Tools | Search Tips

 $\underline{\mathsf{Google}\;\mathsf{Home}}\;\text{-}\;\underline{\mathsf{Advertising}\;\mathsf{Programs}}\;\text{-}\;\underline{\mathsf{Business}\;\mathsf{Solutions}}\;\text{-}\;\underline{\mathsf{About}\;\mathsf{Google}}$ 

©2006 Google

Ŋ

#### Web

Results 11 - 20 of about 239,000 for pipeline architecture stall. (0.31 seconds)

#### NeXT and Sun, SPIM simulator

Assume that for the **pipeline architecture**, a branch not taken incurs no penalty but a branch taken incurs a three cycle **stall**, and that data forwarding ... cs.colgate.edu/faculty/nevison/ cs201web/lectureNotes/finalexam.htm - 25k - Cached - Similar pages

### [PDF] Particularization to a Pipeline Flow Architecture

File Format: PDF/Adobe Acrobat - <u>View as HTML</u>
stall. 2. act. MeFoSyLoMa - 24 Mars 2006 - CTL-Property Transformations Along an ...
Applicable for the design of systems with pipeline. architecture ...
mefosyloma.cnam.fr/PDF/mefosyloma06braunstein.pdf - <u>Similar pages</u>

#### [PPT] EECS 252 Graduate Computer Architecture Lec 4 – Issues in Basic ...

File Format: Microsoft Powerpoint - <u>View as HTML</u>
EECS 252 Graduate Computer **Architecture** Lec 4 – Issues in Basic Pipelines ... **Pipeline**Control Reg. Datapath Stage. Nxt **Pipeline** Contr Reg. **Stall**. 1/27/2005 ...
www.cs.berkeley.edu/~culler/courses/ cs252-s05/lectures/cs252s05-lec04-pipeline-issues.ppt - <u>Similar pages</u>

# [PDF] CS 740, Computer Architecture, Fall 2003 Assignment 2: Handling ...

File Format: PDF/Adobe Acrobat - <u>View as HTML</u> implementation of a subset of the Alpha **architecture**. ... when to **stall**. You can **stall** in the IF, ID or EX **pipeline** stages by setting the appropriate ... www.cs.cmu.edu/afs/cs/academic/ class/15740-f03/public/asst/asst2/asst2.pdf - <u>Similar pages</u>

### <sub>[РРТ]</sub> CDA-5155 Computer **Architecture** Principles Fall 2000

File Format: Microsoft Powerpoint - View as HTML

Pipeline CPI = Ideal pipeline CPI + Structural stal

Pipeline CPI = Ideal pipeline CPI + Structural stalls + RAW stalls ... Basic (stall the pipeline); Predict-not-taken and predict-taken; Delayed branch and ...

www.cse.ohio-state.edu/~srini/775/Ch3.ppt - Similar pages

# <u>Differential Multithreading: Recapturing Pipeline Stall Cycles and ...</u>

... a single issue **architecture**. dMT switches among multiple instruction streams in response to **pipeline stall** conditions but saves in flight instructions, ... citeseer.ist.psu.edu/haskins00differential.html - 24k - <u>Cached</u> - <u>Similar pages</u>

### David Davidian's Blog: Weblog

Processor Architecture Evolution and Chip Multi Threading ... The alternative was to have the complex pipeline either: stall on a cache miss, use a complex ... blogs.sun.com/roller/page/davidian - 26k - Cached - Similar pages

#### How to Resolve Memory Access Stalls on 64-Bit Intel® Architecture

Resolve memory access stalls in the EXE pipeline stage on 64-Bit Intel architecture. Memory access stalls occur when the data is not available in the caches ... www.devx.com/Intel/Article/20514 - 27k - Cached - Similar pages

# [PDF] A New Approach of a Self-Timed Bit-Serial Synchronous Pipeline ...

File Format: PDF/Adobe Acrobat - <u>View as HTML</u> timed bit-serial and fully interlocked **pipeline architecture**. The **architecture** is tailored to the ... signal in the **architecture**. "Block-stall" means that a ... mact.upb.de/downloads/rettberg\_rsp03.pdf - <u>Similar pages</u>

# CSI504 Computer Architecture Prof. Seth Chaiken Fall 1995 COURSE ...

CSI504 Computer Architecture Prof. Seth Chaiken Fall 1995 COURSE LOG ... etc Memory stall Pipeline stall Computer performance evaluation (brief) Wall clock ... www.cs.albany.edu/~sdc/csi504.old/Old/log - 19k - Cached - Similar pages

4	Gooooooooog	le	

Result Page: **Previous** 1 2 3 4 5 6 7 8 9 1011 Next

	tecture	

Search

Search within results | Language Tools | Search Tips

Google Home - Advertising Programs - Business Solutions - About Google

©2006 Google



# PALM INTRANET

Day: Thursday Date: 7/6/2006 Time: 13:23:08

# **Inventor Information for 10/604267**

Inventor Name	City	State/Country
KU, SHAN-CHYUN	TAIPEI CITY	TAIWAN
<u>KU, SHAN-CHYUN</u>	TAIPEI CITY	TAIWAN
Appln Info Contents Petition Info	Atty/Agent Info Continuity	Data Foreign Data Inventors
Search Another: Application#	Search or Patent#	Search
PCT / /	Search or PG PUBS #	Search
Attorney Docket #	Search	
Bar Code #	Search	

To go back use Back button on your browser toolbar.

Back to PALM | ASSIGNMENT | OASIS | Home page



# PALM INTRANET

Day: Thursday Date: 7/6/2006 Time: 13:23:21

# **Inventor Name Search Result**

Your Search was:

Last Name = KU

First Name = SHAN-CHYUN

Application#	Patent#	Status	Date Filed	Title	Inventor Name
10064597	6944749	150		METHOD FOR QUICKLY DETERMINING LENGTH OF AN EXECUTION PACKAGE	KU, SHAN-CHYUN
10207829	Not Issued	61		Method for improving instruction selection efficiency in a DSP/RISC compiler	KU, SHAN-CHYUN
10210075	Not Issued	161		Decoding method for a variable-length instruction set	KU, SHAN-CHYUN
10377615	Not Issued	41		Method of simulating computation instructions for an instruction set simulator	KU, SHAN-CHYUN
10604267	Not Issued	30		METHOD FOR IMPROVING PROCESSING EFFICIENCY OF PIPELINE ARCHITECTURE	KU, SHAN-CHYUN

Inventor Search Completed: No Records to Display.

Search Another: Inventor PKU First Name
SHAN-CHYUN Search

To go back use Back button on your browser toolbar.

Back to PALM | ASSIGNMENT | OASIS | Home page